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A method has been devised for dicing a semicon-
ductor single-crystal wafer, which contains integrated 
circuits, into small chips along pre-scribed lines with-
out damaging the circuits. The dicing operation em-
ploys the convex portion of a perforated hemisphere 
on which the scribed wafer is positioned, face up, in a 
chamber containing a thin flexible diaphragm sup-
ported above the wafer. When air pressure is sud-
denly applied above the diaphragm, the uniformly 
transmitted stress bends the wafer to conform to the 
convex surface of the hemisphere. As a result of this 
bending, the wafer breaks cleanly into individual 
chips along the scribed lines.
In experiments with this method, rectangularly 
scribed 1.25-inch-square wafers ranging in thickness 
from 0.006 to 0.011 inch were diced into chips (along 
the scribed lines) of the following sizes: 0.0400.070, 
0.050x0.060, 0.0600.060, and 0.0700.070 inch. These 
chips were produced using a hemisphere having a 
radius of 5.0 centimeters, a 0.018-inch-thick rubber 
diaphragm, and a chamber pressure of 120 psi. In 
addition to the usual rectangular chips, triangular 
chips, 0.07-inch on each side, were successfully pro-
duced. 
The advantages of this method over previous 
methods are: (I) All chips are held in place during 
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the operation so that they cannot slide over each other 
and scratch the surface patterns. (2) Flaking and dus.t 
formation are minimized. (3) No special operator skill 
is required. 
Notes: 
I. Smaller chips could be produced using hemispheres 
of smaller radii. 
2. The processing speed has been increased by re-
placing the bolt-locked cover with a hinged cover 
having a quick-acting clamp. 
3. Documentation is available from: 
Clearinghouse for Federal Scientific 
•	 and Technical Information 
Springfield, Virginia 22151 
Price: $3.00 
Reference: TSP69- 10441
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